

Topics Today:


Floating Point

Finite State Machines

Combinational Logic

Sequential Logic

Floating Point




Exponent

Biased by 127

Significand

Additional 1 before the decimal sign

Floating Point



Don't forget about zero!

Floating Point

Addition

$$-1.1011*(2^2) + 1.01*(2^0)$$

Floating Point

Addition

$$-1.1011*(2^2) + 1.01*(2^0)$$

$$= -1.0110*(2^2)$$

Floating Point

Addition

$$-1.1011*(2^2) + 1.01*(2^0)$$
[-6.75] [1.25]

$$= -1.0110*(2^2)$$
 [-5.5]

Floating Point

Multiplication

Floating Point

Multiplication

```
-1.1011*(2<sup>2</sup>) * 1.01*(2<sup>0</sup>)
[-6.75] [1.25]
```

 $= -1.0000111*(2^3)$

Floating Point

Multiplication

```
-1.1011*(2<sup>2</sup>) * 1.01*(2<sup>0</sup>)
[-6.75] [1.25]
```


```
= -1.0000111*(2^3) [-8.4375]
```

Finite State Machines

Diagram of State, Conditions to change state, and Outputs

Conditions to change are based on inputs





Finite State Machines

Example: Output a 1 on the pattern 001

States:

Pattern '1'

Pattern '0'


Pattern '00'

Pattern '001' => Output = 1

Combinational Logic

Digital circuit representing a Boolean equation


Truth tables!!




Combinational Logic


More Complex Circuits:

Mux






Decoder




Combinational Logic

More Complex Circuits:



Full Adder




Combinational Logic

More Complex Circuits:

Ripple Carry Adder Full Full adder adder Full adder Full adder Full adder Full adder Full adder Full adder Carry


Combinational Logic

Propagation Delay



Combinational Logic

Propagation Delay




Slows down the speed of your circuit!

Combinational Logic

Most Complex Circuits:

Carry Look-ahead Adder



Sequential Logic

Combinational Logic

Stateless

Output is direct function of current input

Sequential Logic

Stateful


Output is function of current input and past input

Clocked!


Sequential Logic


Latches

SR Latch



D Latch







Sequential Logic

Flip Flops

Positive Edge Triggered






Sequential Logic

Why do we want clocked logic?

Specifies a time by which all operations are "done"


Results before that time do not matter

Delays in combinational circuits are very real.




Here's an example with a ripple carry adder.

Let's zoom in on the interesting part.




The value of a goes from 7 to 1 here

Let's zoom in on the interesting part.




There's propagation delay before the adder even starts to change values.

Let's zoom in on the interesting part.




The value stabilizes

Let's zoom in on the interesting part.



The next clock edge comes along


Let's zoom in on the interesting part.



The latch opens up (and shows new value)


The flip-flop grabs new value.

Let's zoom in on the interesting part.




B changes now, while the clock is still high.

Let's zoom in on the interesting part.




Again, there's propagation delay before the adder starts to change.

Let's zoom in on the interesting part.




The value in the latch changes too!

Let's zoom in on the interesting part.




The next falling edge comes along

Let's zoom in on the interesting part.



The adder stabilizes.

Let's zoom in on the interesting part.



The latch locked with the wrong value!